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Abstract
This paper addresses the development of accurate and ef-
ficient behavioral models of digital integrated circuit input
and output ports for EMC and signal integrity simulations.
A practical modeling process is proposed and applied to
some example devices. The modeling process is simple and
efficient, and it yields models performing at a very high ac-
curacy level.
1. Introduction
The development of behavioral models of digital Integrated
Circuits (IC) ports is a key resource for the assessment of
EMC and Signal Integrity (SI) effects on fast digital cir-
cuits. Such an assessment is mainly achieved by simulating
the evolution of signals on interconnects and requires accu-
rate and efficient models of IC ports. Behavioral models,
that are simplified models obtained from waveforms com-
puted or measured at devices ports, match this requirement.
In this paper we address the development of behavioral
models via parametric representations, that have useful ad-
vantages. The estimation of such models includes the se-
lection of their structures and automatically takes into ac-
count all the effects significantly influencing the relations
between the port variables. Besides, the estimation data
can be obtained from actual measurement and the accuracy
of the estimated model are weakly sensitive to their load
conditions. Such a modeling approach is alternative to the
widely used approach based on simplified equivalent cir-
cuits (e.g., see the Input/output Buffer Information Specifi-
cation (IBIS) [1]), and can be usefully exploited to achieve
high accuracy levels. In addition, such models can be esti-
mated directly from transient measurement on real devices.
Modeling processes are proposed for both input and out-
put ports and are applied to some example commercial de-
vices.
2 Drivers models
The modeling of a digital IC output port (driver hereafter)
via a parametric model amounts to relate its port voltage
and current by a suitable parametric equation. The equation
(or model representation) must be nonstationary, in order to
take into account the port logic state and state transitions.
Different model representations are possible, yet we obtain
the best results by using the following discrete-time piece-
wise representation:
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where  is the output port current expressed as a com-
bination of two submodels ﬃ and ﬁ with weight coef-
ficients  and ﬂﬁ . Submodels ﬃ and ﬁ describe the
behavior of the driver when its output is in the High and
Low logic states, respectively, whereas  and ﬂﬁ describe
state switchings. Submodels ﬃ and ﬁ are nonlinear dy-
namic parametric models based on the theory of Radial Ba-
sis Functions (RBF) [2]. They are linear combinations of
gaussian functions whose arguments are the past  samples
of the port current ! (  is named the dynamic order of
the model), and the present and past  samples of the port
voltage "  . Each basis function is properly centered in
the vectors space of the voltage and current sequences and
depends on the distance of the actual sequences from the
center.
The above Piece-Wise RBF (PW-RBF) model (1) arises
systematically as an approximation of the actual behavior
of digital drivers and stems from the properties of such de-
vices and of the RBF representations [3]. Piecewise model
structure is also typical of other behavioral modeling ap-
proaches (e.g., see IBIS), which however are based on sim-
plified equivalent circuits justified by empirical considera-
tions.
The estimation of model (1) is carried out by a simple
procedure [3] and is done by matching the output of the
model to the output of actual drivers for suitable input sig-
nals. Port voltage and current waveforms involved in the
estimation of parametric models are named identification
signals. Submodels ﬃ and ﬁ are obtained via effective es-
timation algorithms [4, 5] whereas the weight coefficients

and ﬂﬁ are estimated by linear inversion of (1) when "
and  are replaced by sampled waveforms recorded on two
different loads (identification loads) during the Up (Low-to-
High) and the Down (High-to-Low) state switchings. The
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last part of the modeling process is the implementation of
the estimated PW-RBF models (1) in a circuit simulation
environment, like SPICE, by means of an equivalent circuit.
This is achieved by converting equation (1) into a continu-
ous time state-space model and by synthesizing it via RC
circuits with controlled sources.
This modeling process has been developed and validated
by applying it to several virtual and actual devices [6, 3].
Besides, it has been successfully applied to the modeling of
commercial IBM drivers and receivers [7, 8].
3 Receivers models
The development of behavioral models for input ports
(      "    in the following) is rather straightforward be-
cause, in contrast with output ports, their operation is hardly
influenced by the IC internal states.
For input port voltages in the range of power supply, re-
ceivers exhibit a mainly linear capacitive behavior, whereas
outside such a range their behavior is dominated by the non-
linear protection circuits. This property and the physical
structure of receivers suggest the following model repre-
sentation
	 
 	
	 	
ﬀ 	
 (2)
where 	 
 is the current flowing into the input pin, and 
and  are a linear and a nonlinear submodel, respectively.
As a linear submodel we use an AutoRegression with
eXtra input (ARX) parametric model [9] defined by the lin-
ear combination of the present sample of the port voltage
"
 

, and the past  samples of "  
 and 	 
 (again  is the
order of the model). Submodel  is estimated by standard
routines [10, 5] from suitable identification signals, that are
obtained by driving the receiver with a voltage waveform
composed of few steps and spanning the range of the power
supply, in a region where the port behavior is nearly linear.
The nonlinear submodel  is split into two contribu-
tions
	

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
	

where   and   are RBF parametric models [2] that ac-
count for both the nonlinear static and dynamic behavior of
receivers. Submodel   [   ] is estimated by standard rou-
tines [4, 5] from identification signals obtained by driving
the receiver with a multilevel voltage waveform whithin the
port voltage range where the effects of the up [down] pro-
tection circuit cannon be neglected.
It is ought to remark that a simple receiver model (the

" model hereafter) composed of a shunt capacitor 
and a shunt nonlinear resistor belongs to the class defined
by (2), as well. In fact, a capacitor and a nonlinear resistor
are the simplest  and  submodels taking into account
both the static and dynamic behavior of receivers. How-
ever, it can be verified that a  " model gives only a rough
approximation of the receiver behavior. A better accuracy
can be achieved by using for (2) the parametric model dis-
cussed above and defined by a linear ARX submodel and
nonlinear RBF submodels.
As a last step of the modeling process, the estimated
parametric models (2) are turned into equivalent circuits
and implemented as SPICE-like subcircuits by following
the same procedure described in Section 2.
4 Validation examples
In this section, we show some validation examples high-
lighting the accuracy of the proposed drivers and receivers
models. The example models are estimated from the re-
sponses of the detailed transistor-level models (reference
models hereafter) of the modeled devices and involve a
commercial driver and some high speed IBM devices.
Example 1: The first modeled device (MD1) is a commer-
cial low-voltage CMOS driver, namely the 74LVC244. For
this device, a transistor-level model (typical values of com-
ponents) is available from the vendor, as well as an IBIS
data set (version 2.1) including slow, typical and fast cases,
that take into account the spreading of parameters due to
the manufacturing process.
From the transistor-level model of MD1, we built a PW-
RBF model (1), that turns out to have a dynamic order
 

and submodels ﬃ and ﬁ composed of 10 and 15
basis functions, respectively. From the IBIS data set, we
also built a typical, a slow and a fast IBIS model. All the
above models are then implemented as SPICE-like subcir-
cuits in order to compute their responses by using the same
simulation environment.
In order to compare the accuracy of the PW-RBF model
and of the IBIS models in predicting the actual behavior of
MD1, we use a validation setup composed of an ideal trans-
mission line ( ﬀ ﬁﬃﬂﬂ! , "  #ﬂ%$ & ns) driven by MD1 and
loaded by a  pF capacitor. Figure 1 shows the MD1 port
voltage response "  	(' predicted by the PW-RBF model
and by the three IBIS models when the driver performs a
Low-to-High transition (bit pattern "01"). From this Fig-
ure, it is clear that the PW-RBF model turns out to be very
accurate and could be safely used to replace the transitor-
level model. However, IBIS models may lead to poor pre-
dictions, even if the parameter spreading is considered.
Example 2: The second modeled device (MD2) is a CMOS
driver (power supply: )+** ,ﬂ V, ) - .$ /0& V) used in
IBM mainframe products. The PW-RBF model estimated
for MD2 has dynamic order  ﬁ and its submodels   and
ﬁ
are composed of nine basis functions.
As a validation test, Figure 2 compares the responses of
MD2 when it applies a 1 ns pulse (bit pattern "010") to
three ideal transmission lines, with different characteristic
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Figure 1. Near end voltage waveform   	

on an ideal transmission line (  ,

ﬁﬀﬃﬂ ns) driven by MD1 and loaded by
a  pF capacitor. Solid line: reference; dot-
ted line: PW-RBF model; dashed lines: fast,
typical and slow IBIS models.
impedance and time delay values, terminated by a  pF ca-
pacitor. The accuracy of the PW-RBF model in reproducing
the reference behavior of MD2 for generic dynamic loads
can be clearly appreciated.
Example 3: The third modeled device (MD3) is another
IBM CMOS driver ( ) **  ﬂ V, ) -  $ & V). The PW-
RBF model estimated for MD3 has dynamic order    ,
and nine and six basis functions in submodels   and ﬁ ,
respectively.
Figure 3 shows the validation setup devised for this ex-
ample. It is based on a three-conductor lossy on-MCM
interconnect (2 lands + reference plane) driven by two
MD3 devices and terminated by 1 pF capacitors. The de-
vice on land #1 is active and sends a train pulse (bit
pattern "011011101010000"), whereas the device on
land #2 remains quiet in the Low logic state (bit pattern
"000000000000000").
Figure 4 shows the far-end voltage waveforms " ﬁ 	('
and " ﬁﬁﬃ	(' on both the active and the quiet land of the
setup. This third comparison highlights that also the far-
end crosstalk signal, which is a sensitive quantity, can be
carefully predicted by using PW-RBF models.
Example 4: The fourth modeled device (MD4) is a receiver
( ) **  ﬂ V, ) -  $  V) used in the same series of IBM
products as those of the previous two examples. For MD4,
we estimate the two different models outlined in section 3:
the simple  " model (    ,   ! pF) and the para-
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Figure 2. Far-end voltage waveform  & ' 	
 on
three ideal transmission lines driven by MD2.
Solid lines: reference; dotted lines: PW-RBF
model. Panel
)(

refers to a line with *+
ﬂ, ,

-ﬁﬀﬃﬂ ns;
/.0

*12 ,


ﬁﬀﬃﬂ ns;
)3

*45 ,

768 ps.
metric model (ARX submodel  with dynamic order  9 
and RBF submodels   and   with dynamic orders  9 
and  ;: , respectively).
As a first validation, devised to stimuate the nearly
linear behavior of the receiver, we drive a MD4 by the
series connection of a &  resistor and an ideal voltage
source with a trapezoidal waveform (amplitude=  V, tran-
sition time= ﬃﬂﬂ ps). Figure 5 shows the  
 	(' waveform
computed with the reference model and the two estimated
models for this validation. The gain of accuracy of the para-
metric model can be clearly appreciated.
As a second and more realistic validation test, we use a
ﬃﬂ
cm long lossy transmission line loaded by the MD4 and
driven by the series connection of a  ﬂ! resistor and an
ideal voltage source with trapezoidal waveform. The pulse
duration is : ns, the transition times are ﬃﬂﬂ ps long, and the
amplitude of the pulse is set to <  $  V < =: $ : V and
<
: $ 
V, in order to explore the nonlinear region of input
voltages. Figure 6 shows the "  
	(' waveform computed by
the reference model and by the  " and the parametric
models. The accuracy of the proposed parametric model in
both the linear and nonlinear region is clearly appreciable.
5 Accuracy and efficiency
From the validation curves of the previous section, the
reader can appreciate the good accuracy of the proposed
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Figure 3. Coupled-line structure for the re-
alistic test case of Example 3 (length 0.1 m,



 ﬁﬀ 66 	 H/m, 
   
06 ﬀ 6 nH/m, 3   3   066 pF/m, 3 
 
3

 ﬀ pF/m, dc resistance  6 ﬀ 6  /m,
skin effect coefficient ﬀ   s 


/m,
dielectric loss factor  ﬀﬃﬂ  , ﬀﬂﬁ  ﬃ  )
drivers and receivers models. In all experiments we ran so
far, we found timing errors between our model and the ref-
erence always less than :ﬂ ps (in most cases, the timing er-
ror is & ps), being " * ﬁﬃﬂ"! &ﬂ ps the sampling time used in
the estimation process. Such timing errors are obtained by
computing the maximum delay between the reference and
the model responses measured at the crossing of a suitable
voltage threshold.
Besides, the proposed parametric models can be gen-
erated at low cost and their numerical efficiency is fairly
good. The CPU time required by the estimation of the
models of the previous section is some ten seconds on a
Pentium-II PC @ 350 MHz. Simulation times for the gen-
eration of the curves of Fig. 4 are compared in Tab. 1 (same
CPU). As a rule of thumb, the obtained models for both
drivers and receivers are more than 20 times faster than the
original transistor-level models.
Driver Model CPU time
Transistor level  1 $ # sec
PW-RBF
$
1 sec
Table 1. CPU time comparisons for the sim-
ulation of the coupled structure shown in
Fig. 3.
6 Conclusion
This paper addresses the development of accurate and ef-
ficient behavioral models of both input and output ports of
digital ICs. The proposed approach is based on the estima-
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Figure 4. Far-end voltage waveforms    	

and   
	

on the active and quiet line of the
structure of Fig. 3. Solid lines: reference;
dotted lines: PW-RBF model.
tion of nonlinear parametric models from port current and
voltage waveforms. The obtained models perform well on
high speed actual devices. Their cost of generation is low
and they can replace transistor-level models for the simula-
tion of realistic EMC problems without appreciable loss of
accuracy.
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Figure 6. Far-end voltage waveforms on a
ﬃﬂ
cm long lossy transmission line loaded by
MD4 and driven by the series connection of a
 resistor and an ideal voltage source pro-
ducing a pulse whose amplitude is  . Solid
lines: reference; dotted lines: parametric
model; dashed lines:      model.
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